

Appl. No. 09/977,510

Attorney Docket : 02998.P017

Reply to Final OA of December 6, 2004

This listing of claims will replace all prior versions, and listings, of claims in the application. Claims 1, 4, 10 and 18 have been amended. No claims have been canceled without prejudice. No claims have been added.

**Listing of Claims:**

1. (Currently Amended) A process for scheduling requests to access a resource, said requests originating from at least one thread from at least one initiator, said process comprising combining scheduling of requests between threads and scheduling of requests of initiator access to the resource and ~~maintaining an issue order of at least one of, read and write, requests within each thread~~ processing at least one of, read and write, requests within each thread in the order that they are issued.

2. (Original) The process as set forth in claim 1, wherein combining comprises using a combination of thread quality of service (QOS) scheduling and resource scheduling.

3. (Original) The process as set forth in claim 2, wherein combining further comprises:

- determining an order of requests to meet QOS guarantees;
- determining an order of requests for resource efficiency; and
- if the resource efficiency order satisfies QOS guarantees, and intra-thread order is maintained, scheduling a request according to a first resource efficiency

Appl. No. 09/977,510

Attorney Docket : 02998.P017

Reply to Final OA of December 6, 2004

order, else scheduling a request in accordance with a second resource efficiency order.

4. (Currently Amended) The process as set forth in claim 1, further comprising maintaining and using a thread scheduling history to at least in part to determine scheduling of threads.
5. (Original) The process as set forth in claim 4, wherein thread scheduling history comprises thread bandwidth usage.
6. (Original) The process as set forth in claim 1, further comprising maintaining a state and access history on the device to at least in part determine scheduling of the resource.
7. (Original) The process as set forth in claim 1, wherein scheduling is determined by prioritizing threads according to bandwidth usage and sequencing requests from different threads so as to achieve a determined device performance.
8. (Original) The process as set forth in claim 1, wherein scheduling is selected from the group consisting of absolute and cost-function scheduling.
9. (Original) The process as set forth in claim 1, wherein the resource is a dynamic random access memory (DRAM) and scheduling is selected from the group

Appl. No. 09/977,510

Attorney Docket : 02998.P017

Reply to Final OA of December 6, 2004

consisting of deciding when to close dynamic random access page (DRAM) and open another, and deciding when to switch DRAM requests to use a different physical bank of DRAM, and deciding when to switch direction of a bus coupled to the DRAM.

10. (Currently Amended) A scheduling apparatus for scheduling access to a resource, comprising:

an input coupled to receive at least one access request originating from at least one thread from at least one initiator;

logic to combine scheduling of requests between threads and scheduling of initiator access to the resource and ~~maintaining an issue order of requests within each thread~~ processing requests within each thread in the order that they are issued.

11. (Original) The scheduling apparatus as set forth in claim 10, wherein the resource is selected from the group consisting of a process, apparatus and a dynamic random access memory (DRAM).

12. (Original) The scheduling apparatus as set forth in claim 10, wherein the logic utilizes a combination of thread quality of service (QOS) guarantees and resource cost-function scheduling.

Appl. No. 09/977,510

Attorney Docket : 02998.P017

Reply to Final OA of December 6, 2004

13. (Original) The scheduling apparatus as set forth in claim 10, further comprising a thread scheduling history, said logic using the thread history to at least in part determine scheduling.

14. (Original) The scheduling apparatus as set forth in claim 13, wherein the thread scheduling history comprises thread bandwidth usage.

15. (Original) The scheduling apparatus as set forth in claim 10, further comprising a state and access history used to at least in part determine scheduling of the resource.

16. (Original) The scheduling apparatus as set forth in claim 10, wherein scheduling of threads from at least one initiator is selected from the group consisting of absolute and cost function scheduling.

17. (Previously presented) The scheduling apparatus as set forth in claim 10, wherein the resource is dynamic random access memory (DRAM) and a cost function scheduling is selected from the group consisting of deciding when to close a DRAM page and open another, deciding when to switch DRAM requests to use a different physical bank of DRAM, and deciding when to switch direction of a bus coupled to the DRAM.

Appl. No. 09/977,510

Attorney Docket : 02998.P017

Reply to Final OA of December 6, 2004

18. (Currently Amended) An apparatus, comprising:

means for scheduling requests to access a resource, wherein the requests originate from at least one thread of at least one initiator;

means for combining scheduling of requests between threads; and

means for scheduling of requests of initiator access to the resource and maintaining an issue order of requests within each thread processing requests within each thread in the order that they are issued.

19. (Previously presented) The apparatus of claim 18, further comprising:

means for determining an order of requests to meet QOS guarantees;

means for determining an order of requests for resource efficiency, wherein if the resource efficiency order satisfies QOS guarantees, and intra-thread order is maintained, then scheduling a request according to a first resource efficiency order, otherwise scheduling a request in accordance with a second resource efficiency order.

20. (Previously presented) The apparatus of claim 18, further comprising:

means for deciding when to switch DRAM requests to use a different physical bank of DRAM.